Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution


infineon4engineers Facebook

infineon@google+ Google+

infineon@linkedin linkedin

infineon4engi@twitter twitter

infineon@youtube youtube

+ Reply to Thread
Results 1 to 5 of 5

Thread: TC39 ADC example

  1. #1
    Beginner Beginner SmileOn is on a distinguished road
    Join Date
    Jul 2019
    Posts
    5
    Points
    80

    TC39 ADC example

    This is my first time developing radar on AURIX.
    I need to receive data from an analog board with microwave antennas (antenna module) with 4 quadrature channels (2 ADC lines per channel) and form a data cube for further processing.
    The modulation is similar to FSK: aurix clocks the 25kHz antenna module, depending on the meander level, the antenna module sends data received at one of the two frequencies.
    At each level of the clocking signal, it is necessary to organize a retreat on the transient PLL, make measurements for the remaining time, then average and record the only value of the data cube (total 2 values ​​for the period of the clocking signal).
    Preferably, the data cube is organized in fifo, the second option is to collect 2048 pairs of samples (2048 periods of the clock signal).
    Does anyone have any examples of configuring EVADC-Interrupt_router-RIF-Timer periphery?
    To work with the radar chip RXS, there are good examples that helped to quickly understand the bundle registries-iLLD ideology. I would like something similar for analog antenna modules. I would appreciate any help
    Last edited by SmileOn; Jul 11th, 2019 at 02:30 AM.

  2. #2
    Intermediate Intermediate UC_wrangler is on a distinguished road
    Join Date
    Jun 2019
    Posts
    22
    Points
    465
    Hi SmileOn. The challenge here is that the RIF only supports the RXS and similar external ADCs.

    You can get up to 2.4 MSPS out of the EVADC, but I'm guessing that for your application, you need to synchronize the converters so all 8 channels are read simultaneously.

    One challenge is that on the TC397XA, you've only got 4 primary and 3 secondary converters available, from a glance at the datasheet - so you're one short of 8 channels.

    Please discuss this further with an Infineon FAE or Preferred Design House partner to find an optimal solution.

  3. #3
    Beginner Beginner SmileOn is on a distinguished road
    Join Date
    Jul 2019
    Posts
    5
    Points
    80
    Quote Originally Posted by UC_wrangler View Post
    Hi SmileOn. The challenge here is that the RIF only supports the RXS and similar external ADCs.
    Good day.
    Let me disagree with you. In court for a user guide, the RIF supports external and internal ADCs. For external ADCs, LVDS is used.
    In addition, the number of ADCs depends on the specific version of the package.
    I found an application note for the XMC1200 VADC controller (Infineon-VADC-XMC1200_XMC1300-AP32304-AN-v01_10-EN.pdf), I find it similar to EVADC Tricore.
    Unfortunately, application note specifically for EVADC Tricore I could not find in the documentation available to me.
    I will follow your advice and appeal in support of infineon.

  4. #4
    Intermediate Intermediate UC_wrangler is on a distinguished road
    Join Date
    Jun 2019
    Posts
    22
    Points
    465
    You're right about the RIF, but it only supports 4 internal ADCs.

    The EVADC details are in the TC3xx User Manual (AURIXTC3XX_um_part2_V1.2.0.pdf). You can download it from MyICP once someone has granted TC3xx documentation access to your account.

  5. #5
    Beginner Beginner SmileOn is on a distinguished road
    Join Date
    Jul 2019
    Posts
    5
    Points
    80
    Quote Originally Posted by UC_wrangler View Post
    You're right about the RIF, but it only supports 4 internal ADCs.
    I want to connect both RIFs (0 and 1) to SPU, then Iíll get 8 ADC lines. As I understand it is possible.

    Quote Originally Posted by UC_wrangler View Post

    The EVADC details are in the TC3xx User Manual (AURIXTC3XX_um_part2_V1.2.0.pdf). You can download it from MyICP once someone has granted TC3xx documentation access to your account.
    I have this document and I have been studying it for several days.
    This is my first project on infineon. And my task is to create a non-trivial (in my opinion) input data algorithm.
    Before that, I studied SPU and RIF with an RXS chip. Infineon has detailed examples and documentation for such solutions. But for the TIMER-IR-EVADC-RIF-SPU combination, I did not find a similar one.
    I want to make using native tools, at a minimum use the CPU, but not sure whether it will work.
    Ideally, I would like some appnote with a few user cases, or a project using iLLD, where aurix works with an analog radar module.
    This would greatly accelerate the study, but I think that no one will give me that, so I will continue to understand myself.

+ Reply to Thread

Tags for this Thread

Disclaimer

All content and materials on this site are provided ďas isď. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.