Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution


infineon4engineers Facebook

infineon@google+ Google+

infineon@linkedin linkedin

infineon4engi@twitter twitter

infineon@youtube youtube

+ Reply to Thread
Results 1 to 4 of 4

Thread: interruption behavior

  1. #1
    Intermediate Intermediate Lukas_G is on a distinguished road
    Join Date
    Apr 2019
    Posts
    50
    Points
    510

    interruption behavior

    Hi,
    I have following question:

    what happens when the same interrupt occur twice ?

    I use timer interruption that is handled once per 1ms ( timer interrupt). Interruption handler execute some code.
    There is possibility, that some parts of code, inside interruption, could execute more than 1ms. What happens if code inside interruption will execute more than 1ms
    and next timer interruption,with the same priority, occur ?


    used timer module TOM,GTM
    developing platform Aurix TC22L , (lockstep not used)
    Using only hardware interrupts
    Last edited by Lukas_G; Apr 25th, 2019 at 05:16 AM.

  2. #2
    Advanced Advanced cwunder is on a distinguished road
    Join Date
    Feb 2015
    Location
    USA
    Posts
    107
    Points
    2017.5
    Each interrupt source is assigned a unique interrupt priority number known as the Service Request Priority Number (SRPN). On receipt of an interrupt request from an interrupt source the SRPN is used by the Interrupt Control Unit (ICU) to prioritize between multiple concurrent interrupt requests. The SRPN of the winning request is supplied to the CPU as a Pending Interrupt Priority Number (PIPN) along with an request trigger. The CPU decides whether to accept a requested interrupt by comparing the PIPN with its Current CPU Priority Number (CCPN). If the CPU decides to accept the requested interrupt it responds with an Interrupt Acknowledge and the returns the priority number of the taken interrupt.

    When you enter the ISR interrupts are globally disabled and you need to re-enable interrupts if you want nested interrupts (you can use the BISR instruction). However the same interrupt cannot interrupt itself since it is at the same level. The interrupt could pend until you exit the ISR or will be lost and indicated in the respective IOV bit of the SRC register.

  3. #3
    Intermediate Intermediate Lukas_G is on a distinguished road
    Join Date
    Apr 2019
    Posts
    50
    Points
    510
    The interrupt could pend until you exit the ISR or will be lost and indicated in the respective IOV bit of the SRC register.
    Thanks quick for response.
    What decides, if next interrupt is pending or lost ?

  4. #4
    Advanced Advanced
    Infineon Employee
    Infineon Employee
    MoD is on a distinguished road
    Join Date
    Feb 2012
    Location
    Munich
    Posts
    52
    Points
    944.375
    The IOV indicate that an Interrupt Overflow is detected. This means that you lost the previous interrupt. This can be happen if you have a timer and the interrupt of this timer happens second time without the first interrupt is serviced. In any case there will be pending an interrupt.
    The views expressed here are my personal opinions, have not been reviewed or authorized by Infineon and do not necessarily represent the views of Infineon.

+ Reply to Thread

Tags for this Thread

Disclaimer

All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.