Not applicable
Jan 11, 2017
09:05 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2017
09:05 AM
Our embedded system is based on Infineon Aurix TC29x Microcontroller.
Previously, the processors that I worked with only had One CPU. Now, Tricore is running my embedded 'C' language software.
I believe Tricore is Three CPUs executing instructions in parallel. How does that work? How do I find out how many
CPUs are running?
Previously, the processors that I worked with only had One CPU. Now, Tricore is running my embedded 'C' language software.
I believe Tricore is Three CPUs executing instructions in parallel. How does that work? How do I find out how many
CPUs are running?
- Tags:
- IFX
3 Replies
Jan 11, 2017
10:47 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2017
10:47 AM
In 1999, Infineon launched the first generation of AUDO (Automotive unified processor) a 32-bit ”unified RISC/MCU/DSP microcontroller core. The TriCore is a superscaler with three pipelines that operate in parallel.
The Aurix TC29x has three TriCore CPUs additionally one core has a checker core.
The startup software is executed on Core 0 (from reset), you need to enable the other two cores to run from Core 0.
From the debugger you can open instances for each core and see how your code is executing on each core.
The Aurix TC29x has three TriCore CPUs additionally one core has a checker core.
The startup software is executed on Core 0 (from reset), you need to enable the other two cores to run from Core 0.
From the debugger you can open instances for each core and see how your code is executing on each core.
Not applicable
Jan 24, 2017
11:09 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 24, 2017
11:09 AM
>> you need to enable the other two cores to run from Core 0.
Did you mean to say need to enable other two cores from Core 0.
Did you mean to say need to enable other two cores from Core 0.
Not applicable
Jan 24, 2017
12:17 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 24, 2017
12:17 PM
Never mind! I understand!