infineon4engi@twitter infineon@linkedin infineon4engineers infineon@youtube
twitter Facebook Linkedin Youtube

+ Reply to Thread
Results 1 to 3 of 3

Thread: XMC4100 Clock Configuration problem

  1. #1

    XMC4100 Clock Configuration problem

    I am working on XMC4100, my external crystal is 12MHZ, i am configuring the board with pll in normal mode, the below procedure i am following

    fPLL = ( N / (P * K2)) * Fosc

    where Fosc = 12Mhz
    i am taken PDIV = 3 and K2DIV = 4
    i am trying with different N Values and loading into PLLCON0 Register and the result is as below

    N = 80MHZ -----------> configured Successfully
    N = 72MHZ -----------> Configured Successfully
    N = 64MHZ -----------> Configured Successfully
    N = 48MHZ -----------> Configured Successfully
    N = 32MHZ -----------> NOT Configured Successfully
    N = 24MHZ -----------> Configured Successfully
    N = 16MHZ -----------> Configured Successfully
    N = 12MHZ -----------> NOT Configured Successfully
    N = 8MHZ -----------> NOT Configured Successfully
    N = 6MHZ -----------> NOT Configured Successfully
    N = 4MHZ -----------> NOT Configured Successfully
    N = 2MHZ -----------> NOT Configured Successfully
    N = 1MHZ -----------> NOT Configured Successfully

    my doubt is why i am not configured successfully with 32,12,8,6,4,2,1 MHZs

    by using Systick with 1ms triggering the event on gpio i am confirming either the clock was set or not.

    Thanks and Regards,

  2. #2
    Advanced Advanced chismo is on a distinguished road
    Join Date
    Apr 2013
    Hello Harshan,

    If you refer to the data sheet section 3.3.4 on PLL characteristics, the limits of the VCO frequency are 260 MHz to 520 MHz.
    VCO frequency is the frequency before the K2 divider.
    Therefore from your list, only 80 and 72 MHz meets these limits.

    Even though the PLL still managed to lock with some of the frequencies outside of the specified limits, we can't guarantee such frequencies work all the time.
    To achieve a lower PLL frequency, my suggestion is to increase K2 divider value instead.
    For example, to achieve PLL frequency = 8 MHz, use N = 80, PDIV = 3 and K2 = 40.

    Min Wei

  3. #3
    Thanks for Reply

+ Reply to Thread

Tags for this Thread


All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.

Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.