Not applicable
Jul 23, 2015
08:56 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 23, 2015
08:56 AM
I need XC2365B working on slave mode, MSB,
thet data bit (both MISO & MOSI) is transmitted and received in with the rising edge of SCLK.
But it transmitted with the falling edge.
I know it can be configgered in Master mode, but what about Slave mode.
thet data bit (both MISO & MOSI) is transmitted and received in with the rising edge of SCLK.
But it transmitted with the falling edge.
I know it can be configgered in Master mode, but what about Slave mode.
4 Replies
Jul 26, 2015
07:42 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 26, 2015
07:42 AM
Hello,
The USIC SSC slave is by default transmitting on the leading (rising) edge, and receiving on the trailing (falling) edge. The polarity can be changed with DX1CR.DPOL.
MSB first can be selected by SCTRL.SDIR = 1.
Do you really mean that you need the data bit to be transmitted and received with the same edge (rising)? This contradicts the SSC Protocol?
Regards,
Min Wei
The USIC SSC slave is by default transmitting on the leading (rising) edge, and receiving on the trailing (falling) edge. The polarity can be changed with DX1CR.DPOL.
MSB first can be selected by SCTRL.SDIR = 1.
Do you really mean that you need the data bit to be transmitted and received with the same edge (rising)? This contradicts the SSC Protocol?
Regards,
Min Wei
Not applicable
Jul 27, 2015
06:17 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 27, 2015
06:17 PM
Yes, it's just like this.
I just use XC2365B to simulate a BOSCH Sensor, working on slave mode,
the time sequence like the image.
I just use XC2365B to simulate a BOSCH Sensor, working on slave mode,
the time sequence like the image.
chismo wrote:
Hello,
The USIC SSC slave is by default transmitting on the leading (rising) edge, and receiving on the trailing (falling) edge. The polarity can be changed with DX1CR.DPOL.
MSB first can be selected by SCTRL.SDIR = 1.
Do you really mean that you need the data bit to be transmitted and received with the same edge (rising)? This contradicts the SSC Protocol?
Regards,
Min Wei
Jul 28, 2015
12:12 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 28, 2015
12:12 AM
Okay, I understand your requirements now, which are:
- slave SSC to output the first data bit with chip select active, before the first clock edge from master SSC.
- and subsequently receive on the leading (rising) edges and transmitting on the trailing (falling) edges.
As a master, the USIC SSC can be easily configured to support such a protocol by delaying the output shift clock by 1/2 cycle.
But as a slave, this is not directly supported.
I would suggest a partial software solution which is to:
- use the idle state defined by SCTRL.PDL control bit to provide the first bit.
- transmit the remaining data through the transmit buffer but shifted by 1.
- slave SSC to output the first data bit with chip select active, before the first clock edge from master SSC.
- and subsequently receive on the leading (rising) edges and transmitting on the trailing (falling) edges.
As a master, the USIC SSC can be easily configured to support such a protocol by delaying the output shift clock by 1/2 cycle.
But as a slave, this is not directly supported.
I would suggest a partial software solution which is to:
- use the idle state defined by SCTRL.PDL control bit to provide the first bit.
- transmit the remaining data through the transmit buffer but shifted by 1.
Not applicable
Jul 28, 2015
01:21 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 28, 2015
01:21 AM
Thank you very much.
the idear would be usefully,
thank you again.
the idear would be usefully,
thank you again.
chismo wrote:
Okay, I understand your requirements now, which are:
- slave SSC to output the first data bit with chip select active, before the first clock edge from master SSC.
- and subsequently receive on the leading (rising) edges and transmitting on the trailing (falling) edges.
As a master, the USIC SSC can be easily configured to support such a protocol by delaying the output shift clock by 1/2 cycle.
But as a slave, this is not directly affected.
I would suggest a partial software solution which is to:
- use the idle state defined by SCTRL.PDL control bit to provide the first bit.
- transmit the remaining data through the transmit buffer but shifted by 1.