infineon4engi@twitter twitter

infineon4engineers Facebook

infineon@linkedin linkedin

infineon@youtube youtube


+ Reply to Thread
Results 1 to 3 of 3
  1. #1
    Intermediate Intermediate Ing99 is on a distinguished road
    Join Date
    Oct 2013
    Location
    Germany
    Posts
    84
    Points
    495.546875

    ASC BSL downloader as Dave CE application possible?

    Hi Infineon,

    your asc bsl loader example 'ASCLoader' (XMC4500) doesn't make use of any dave apps, it's pure manually entered c code. And, as far as I see, doesn't make use of interrupts, uses polling instead. In file startup.s, all calls to dave initialisations are disabled.

    My question: is code downloaded via asc bsl to psram limited to dave apps free applications without interrupts? Or is it also possible to run dave ce code downloaded via asc bsl to psram? If yes, how would be the approach and is there a possibility to debug dave ce code running in psram after download via asc bsl by using miniWiggler/Tasking debugger?

  2. #2
    Jackson
    Guest
    Hi,

    There are size limit on the code that can be place in the PSRAM.
    Code generated by DAVE APP are generally larger in code size.
    I believe this is the concern why the developer choose not to use DAVE APP.

  3. #3
    Intermediate Intermediate Ing99 is on a distinguished road
    Join Date
    Oct 2013
    Location
    Germany
    Posts
    84
    Points
    495.546875
    Hi Jackson,

    thanks for your fast answer. Then the only limit to use DAVE APPS downloaded via asc bsl will be the size of the PSRAM (minus few bytes for vectors), no further constraints.
    So it should be possible, to download and start a DAVE CE application via asc bsl without any changes. You only have to use linker script file XMC4500_PSRAM.ld supplied with your example code instead of those generated by DAVE to locate code into PSRAM. The downloaded application will reinitialize the chip and override all initializations done by asc bsl SSW at PORST, i.e. all settings done by asc bsl SSW are lost. Especially code will set the clock frequency from 24 MHz used at asc bsl mode to 120 MHz. There are no constraints to debug code using miniWiggler, as long as code is loaded into PSRAM and fits into it. Please are all assumptions correct? No additional settings required?

Tags for this Thread

Disclaimer

All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.