Not applicable
Jan 09, 2015
01:50 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 09, 2015
01:50 AM
There are total of 16 result registers in each ADC group.
These result registers can be combine to build a result FIFO buffer for result registe.
A result FIFO stores several measurement from a channel and can be read out later by CPU.
And it is possible to set up more than one result FIFO for different ADC channel too.
The result register can be configured to FIFO by enable the FIFO function in GxRCRy.FEN.
More information can be found in the device Reference Manual.
These result registers can be combine to build a result FIFO buffer for result registe.
A result FIFO stores several measurement from a channel and can be read out later by CPU.
And it is possible to set up more than one result FIFO for different ADC channel too.
The result register can be configured to FIFO by enable the FIFO function in GxRCRy.FEN.
More information can be found in the device Reference Manual.
1 Reply
Attachments are accessible only for community members.
Apr 18, 2018
12:44 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Apr 18, 2018
12:44 AM
Hi,
attached two examples for the ADC FIFO usage.
I use the ADC in queue mode to do 4 samples.
The ADC is triggered via a CCU_PWM Timer.
Unfortunatelly the FIFO does't provide a FIFO Full interrupt so there are some options:
A) Implement a SW counter and read after 4 interrupts all 4 register.
B) Use QUEUE mode add the channel 4 times and activate for the last element the source event.
C) Use a HW timer or HW counter to define when you sampled 4 times.
I attached 2 projects, one for A) and one for B).
One hint for B): the APP uscases requires a conditional callback function for the source event. This can be optimized after the application is finilized.
Best Regards
Eric
attached two examples for the ADC FIFO usage.
I use the ADC in queue mode to do 4 samples.
The ADC is triggered via a CCU_PWM Timer.
Unfortunatelly the FIFO does't provide a FIFO Full interrupt so there are some options:
A) Implement a SW counter and read after 4 interrupts all 4 register.
B) Use QUEUE mode add the channel 4 times and activate for the last element the source event.
C) Use a HW timer or HW counter to define when you sampled 4 times.
I attached 2 projects, one for A) and one for B).
One hint for B): the APP uscases requires a conditional callback function for the source event. This can be optimized after the application is finilized.
Best Regards
Eric