XE167G flash wait states

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Not applicable
I am using an XE167G and the Dave tool to initialise its PLL so that the system clock frequency is 5.78MHz (its a port over job). The START_V3.a66 created sets _WSFLASH to zero, which in its own comments suggest that this is illegal. Also the data sheet indicates that this value should not be used. If in Dave I select a clock frequency of 66MHz _WSFLASH remains at zero!

For this device is _WSFLASH allowed to be zero? If not how should it be determined?

Also I am using the XE167F DIP file with Dave which was the closes to an XE167G that I could find. Is this OK?

Regards
Farmer Jones
0 Likes
0 Replies