Banner_Discrete-IGBTs-232x23 Discrete-with-Anti-Parallel-Diode-232x232 Discrete-without-Anti-Parallel-Diode-232x232 Banner_Trenchstop_Advanced-Isolation-232x232 Promobanner_TS5_Banner323x3232


+ Reply to Thread
Results 1 to 2 of 2

Thread: Parallelization IGBT

  1. #1
    New Member New Member Melli is on a distinguished road
    Join Date
    Aug 2019
    Posts
    18
    Points
    96.25

    Parallelization IGBT

    Hi Infineon Team,
    Can you please tell more about what needs to be considered if I do parallelization of IGBTs?

    Thanks a lot.

  2. #2

    Infineon Employee
    Infineon Employee
    Jorge Cerezo is on a distinguished road
    Join Date
    Mar 2020
    Posts
    4
    First, obviously it is recommend paralleling IGBTs of the same part number, i.e. same chip technology and package.

    Then, the main target when designing with paralleled IGBTs is to ensure equal current sharing between them during operation. Otherwise, the current imbalance could damage the IGBT with higher current due to excessive power dissipation. The difference in static and dynamic performance of the paralleled IGBTs due to their electrical parameters distribution, together with a poor pcb layout and cooling system design, are the main issues to achieve an equal current sharing.

    With regard to the static performance of IGBTs, the difference of VCEsat due to the typical parameter distribution, results in larger amount of current conduction for the lower VCEsat device. However, if the IGBT’s VCEsat increase as a function of junction temperature (positive temperature coefficient VCEsat), the current sharing is dynamically self-achieved. Thus, if high current flows through one paralleled IGBT, this causes an increase of junction temperature and hence, VCEsat increases and the current is shifted to other paralleled IGBT with lower VCEsat. Therefore, it is recommended IGBTs with positive temperature coefficient VCEsat for easy paralleling.

    For the dynamic performance of the IGBTs, the current imbalance during switching events is due mainly to the distribution of switching times ton and toff, gate threshold voltage VGE(th) and its negative temperature coefficient, gate charge Qg, Miller capacitance Cres, and transfer characteristic. Then, to minimize this issue, it is recommended to use split gate resistor for the gate driver network and a very symmetrical pcb layout for the gate driver loop and the emitter power loop, and very small gate common emitter inductance. The split gate resistor connection, as shown in the figure, improves the dynamic current sharing compared to one common gate resistor reducing the parameters distribution and common emitter inductance effects.

    In summary, for paralleling IGBTs it is recommended positive temperature coefficient VCEsat, split gate resistor using low tolerance resistors, symmetrical PCB layout for the gate driver loop and the emitter power loop, very small gate common emitter inductance, and cooling system with similar junction-heatsink thermal resistance.
    ?????? ?????? Parallel IGBT.jpg‎  
    Last edited by Jorge Cerezo; Apr 26th, 2021 at 08:20 AM.
    The views expressed here are my personal opinions, have not been reviewed or authorized by Infineon and do not necessarily represent the views of Infineon.

+ Reply to Thread
Disclaimer

All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.