-
Jan 13th, 2021 05:03 AM
#21
I don't know TriCore assembler at all well. but the highlighted command in yellow appears to have the same address offset at the SVLCX command in the lower snapshot. It looks like the controller is having an issue trying to execute the trap handler and saving the context. Where is it saving the context to?
The views expressed here are my personal opinions, have not been reviewed or authorized by Infineon and do not necessarily represent the views of Infineon.
-
Jan 14th, 2021 08:26 AM
#22
Beginner
Hello Darren,
unfortunately I do not know how to answer your question. Could you explain in more detail what information is required?
I have checked the D15 Register which contains the TIN. It says 4 which is an Memory Protection Execute. Is there some protection of the pflash when erasing it? Should I include some delay? Because when I step through with the debugger I do not encounter such problems.
-
Jan 14th, 2021 09:37 AM
#23
When erasing a flash, the busy bit for the flash bank is set in the status register, and any access to the bank being erased will error. Hence the recommended sequence when erasing a bank is to wait for the busy to go high, then wait for it to go low, and then you can read the erased flash without an issue.
The views expressed here are my personal opinions, have not been reviewed or authorized by Infineon and do not necessarily represent the views of Infineon.
Disclaimer
All content and materials on this site are provided “as is“. Infineon makes no warranties or
representations with regard to this content and these materials of any kind, whether express or
implied, including without limitation, warranties or representations of merchantability, fitness for
a particular purpose, title and non-infringement of any third party intellectual property right. No
license, whether express or implied, is granted by Infineon. Use of the information on this site may
require a license from a third party, or a license from Infineon.
Infineon accepts no liability for the content and materials on this site being accurate, complete or up-
to-date or for the contents of external links. Infineon distances itself expressly from the contents of
the linked pages, over the structure of which Infineon has no control.
Content on this site may contain or be subject to specific guidelines or limitations on use. All postings
and use of the content on this site are subject to the Usage Terms of the site; third parties using
this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of
this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements,
improvements and other changes to the content and materials, its products, programs and services
at any time or to move or discontinue any content, products, programs, or services without notice.
Bookmarks