Sep 01, 2020
05:51 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Sep 01, 2020
05:51 PM
Can you please clarify below questions related to the peripheral clock monitoring for AURIX TC3xx device
- AURIX TC3xx monitors fPLL1 and fPLL2 loss of clock failure which is the base/source clock for QSPI & ADC.
Is there any clock monitoring on the fQSPI or fADC clocks (peripherals) ?
From user manual, I understand that there is clock monitoring on the source clock and not on individual clocks that goes to peripherals ? Is my understanding correct ?
My question here is that, how the circuitry failures after fPLLx (divider circuitry failures or any failures after divider) are detected ?
- AURIX TC3xx monitors fPLL1 and fPLL2 loss of clock failure which is the base/source clock for QSPI & ADC.
Is there any clock monitoring on the fQSPI or fADC clocks (peripherals) ?
From user manual, I understand that there is clock monitoring on the source clock and not on individual clocks that goes to peripherals ? Is my understanding correct ?
My question here is that, how the circuitry failures after fPLLx (divider circuitry failures or any failures after divider) are detected ?
- Tags:
- adc
- aurix tc37x
- ccu
- IFX
1 Reply
Sep 03, 2020
09:01 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Sep 03, 2020
09:01 AM
No, there isn't - that's why the Safety Manual contains ESM[SW]:CLOCK:PLAUSIBILITY (although that is only meant to catch errors in the Peripiheral PLL back-end K2 and K3 dividers).
There are other application-dependent ESMs to cover the case for each peripheral: ESM[SW]:GTM:TIM_CLOCK_MONITORING, ESM[SW]:EVADC:PLAUSIBILITY, etc.
There are other application-dependent ESMs to cover the case for each peripheral: ESM[SW]:GTM:TIM_CLOCK_MONITORING, ESM[SW]:EVADC:PLAUSIBILITY, etc.