Mar 22, 2020
11:50 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Mar 22, 2020
11:50 PM
1 Solution
Mar 27, 2020
08:48 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Mar 27, 2020
08:48 AM
Hi MonacoFranz,
The gate capacitance Cge is designed to be large enough to avoid parasitic turn-on effects.
This negates the need for additional gate capacitors.
IGBT7 T7 is designed for zero voltage turn-off.
Besides, the ratio of input capacitor is optimized to avoid parasitic turn-on.
Gate driver circuit can be simplified, which means there is no need to use active miller clamping or shunt path for miller current.
More details you can find here.
BR
The gate capacitance Cge is designed to be large enough to avoid parasitic turn-on effects.
This negates the need for additional gate capacitors.
IGBT7 T7 is designed for zero voltage turn-off.
Besides, the ratio of input capacitor is optimized to avoid parasitic turn-on.
Gate driver circuit can be simplified, which means there is no need to use active miller clamping or shunt path for miller current.
More details you can find here.
BR
1 Reply
Mar 27, 2020
08:48 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Mar 27, 2020
08:48 AM
Hi MonacoFranz,
The gate capacitance Cge is designed to be large enough to avoid parasitic turn-on effects.
This negates the need for additional gate capacitors.
IGBT7 T7 is designed for zero voltage turn-off.
Besides, the ratio of input capacitor is optimized to avoid parasitic turn-on.
Gate driver circuit can be simplified, which means there is no need to use active miller clamping or shunt path for miller current.
More details you can find here.
BR
The gate capacitance Cge is designed to be large enough to avoid parasitic turn-on effects.
This negates the need for additional gate capacitors.
IGBT7 T7 is designed for zero voltage turn-off.
Besides, the ratio of input capacitor is optimized to avoid parasitic turn-on.
Gate driver circuit can be simplified, which means there is no need to use active miller clamping or shunt path for miller current.
More details you can find here.
BR