TC36x CPU memories interconnexion

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
User18904
Level 1
Level 1
5 sign-ins 5 replies posted 5 questions asked
Hello,
In case of TC36x we would like to confirm that CPU0 can access to CPU1 memories and CPU1 can access to CPU0 memories through SRI interconnect bus.

It is written in the documentation in Mapping of SRI Slaves to Domain 0 Slave Interfaces paragraph of AURIXTC3XX_um_part1_V1.2.0 CPU0P and CPU0S: could you give us the definition of CPU0P and CPU0S?

Is there any restriction on the type of memory CPU can access to each other?
Regards,
Jean-Marc
0 Likes
1 Reply
MoD
Employee
Employee
50 likes received 500 replies posted 100 solutions authored
Yes, CPU0 can access to CPU1 memories and CPU1 can access to CPU0 memories through SRI interconnect bus.
Each CPUx (x = 0…1) has both an SRI Slave connection for access to its associated PFlash (labelled CPUxP in SCI tables), and an SRI Slave connection for access to its associated SRAMs, SFRs and CSFRs (labelled CPUxS in SCI tables).
Global segment for access to memory of CPU0 is 0x7, for CPU1 0x6. Please see the memory map for the location of the different memories.
0 Likes