Oct 01, 2019
01:16 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 01, 2019
01:16 AM
Dear,
1ED020I12FA2 gate driver is used my three phase inverter, which is drive FS820R08A6P2LB module. I have problem at ready output on predriver IC.
Isolated gate SPMS voltages are +12V , -12V.
Two complementary transistors boost predriver gate current.
Gate resistor is 10 ohms.
The other components are selected to recommendents in device datasheet.
The problem is ready pin goes to low when duty cycle excees 80-90%. All of supply voltages are checked. There is no UVLO situation.
Yellow channel is 5V MCU PWM signal.
Pink channel is predriver out, (IGBT gate emitter voltage.)
Blue channel is ready pin voltage.
Green channel is unused.
1ED020I12FA2 gate driver is used my three phase inverter, which is drive FS820R08A6P2LB module. I have problem at ready output on predriver IC.
Isolated gate SPMS voltages are +12V , -12V.
Two complementary transistors boost predriver gate current.
Gate resistor is 10 ohms.
The other components are selected to recommendents in device datasheet.
The problem is ready pin goes to low when duty cycle excees 80-90%. All of supply voltages are checked. There is no UVLO situation.
Yellow channel is 5V MCU PWM signal.
Pink channel is predriver out, (IGBT gate emitter voltage.)
Blue channel is ready pin voltage.
Green channel is unused.
Solved! Go to Solution.
Labels
- Tags:
- IFX
1 Solution
Jan 06, 2020
10:59 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 06, 2020
10:59 PM
Hi Musta,
glad you managed to find the problem.
Have a great new year and please let us know if you need more help.
glad you managed to find the problem.
Have a great new year and please let us know if you need more help.
3 Replies
Oct 02, 2019
12:35 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 02, 2019
12:35 AM
Dear Musta,
welcome to the forum.
From the datasheet of the product:
The READY output shows the status of three internal protection features.
• UVLO of the input chip
• UVLO of the output chip after a short delay
• Internal signal transmission after a short delay
Could you show a new scope waveform with the following: OUT, VCC2, VCC1, and RDY. please trigger on RDY going down.
this should show if there is any strange behavior on the supply voltages that might trigger the gate driver to turn-off.
thank you.
welcome to the forum.
From the datasheet of the product:
The READY output shows the status of three internal protection features.
• UVLO of the input chip
• UVLO of the output chip after a short delay
• Internal signal transmission after a short delay
Could you show a new scope waveform with the following: OUT, VCC2, VCC1, and RDY. please trigger on RDY going down.
this should show if there is any strange behavior on the supply voltages that might trigger the gate driver to turn-off.
thank you.
Jan 01, 2020
10:17 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 01, 2020
10:17 PM
Dear Emanuel,
Sorry for late response,
Spikes at VCC2-VEE2 (12V, -12V) trigs UVLO protection. I revised SMPS voltage 12V, -5V there is no problem.
Sorry for late response,
Spikes at VCC2-VEE2 (12V, -12V) trigs UVLO protection. I revised SMPS voltage 12V, -5V there is no problem.
Jan 06, 2020
10:59 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 06, 2020
10:59 PM
Hi Musta,
glad you managed to find the problem.
Have a great new year and please let us know if you need more help.
glad you managed to find the problem.
Have a great new year and please let us know if you need more help.