Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution Banner_AURIX_Security-Solution


+ Reply to Thread
Results 1 to 3 of 3

Thread: How many SPI channels can an AURIX TC2xx/ AURIX TC3xx microcontroller have?

  1. #1
    Intermediate Intermediate Lucas is on a distinguished road
    Join Date
    Jul 2019
    Posts
    17
    Points
    280

    How many SPI channels can an AURIX TC2xx/ AURIX TC3xx microcontroller have?

    Hi guys,

    Can you help me with the following question: How many SPI channels can an TC2xx/TC3xx microcontroller have?

    Thank you and cheers

    Lucas

    #8042000 12640

  2. #2
    Beginner Beginner Bernie is on a distinguished road
    Join Date
    Aug 2019
    Posts
    8
    Points
    135
    Hi Lucas!

    The number of SPI channels in an TC2xx/TC3xx AURIX microcontroller depends on 3 factors:
    1) The total number of QSPI module this microcontroller has. For example, TC33x series have 4 QSPI modules. Since each QSPI module can support up to 16 channels of SPI interface, the total number of SPI channel can be up to 64 in principle. But in reality, the other 2 factors have to be considered too.
    2) The total number of SLSO (Master Slave Select Output) pins are available for use. For example, in TC33x series, QSPI0 module only supports up to 12 channels of SPI; QSPI1 module only supports up to 11 channels of SPI; QSPI2 module only supports up to 13 channels of SPI; QSPI3 module only supports up to 10 channels of SPI; As the result, the total SPI channel number is up to 46. The number of SLSO pin for each QSPI module can be found in the datasheet of microcontroller.
    3) Last but not least, the designer has to ensure the SLSO pin associated with the SPI port which he/she intends to use has not been used as other alternative pin function.

    Regards,
    B.

  3. #3
    Intermediate Intermediate UC_wrangler is on a distinguished road
    Join Date
    Jun 2019
    Posts
    25
    Points
    545
    Also of note: each ASCLIN peripheral can be configured as a SPI master.

+ Reply to Thread
Disclaimer

All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.