Featured Discussions
I am now using the ESP32 to stream the raw radar data from XENSIV™ BGT60TR13C radar wing board (SP005568071) through UDP. For each chirp in the radar setting, I have 128 ADC samples. But I found that there was always a noise at a fixed frequency as shown in the attached figure. I tried to change the sampling frequency but this noise was still there. Do you know what caused this issue?
Thank you!
Show LessHi, I can't add any printf or can't use UART from sample Ethernet application
if I add anything there it is crashing
I need to process data after receiving from Ethernet but if I try to do anything application just crash. So how and where to process Ethernet data.
Show LessHi
I am studying the Device Firmware Upgrade code
I can change the code and make it run the FW upgrade via UART by modifying the common.mk,
and I noted the differences when I used the original sample with the I2C interface, when the upgrade process is done, the PSoC6 cam restart/reboot. and running the cm4 code
but when I changed the interface to UART. it seems to upgrade successfully, but the EVK doesn't reboot
is there anything else I need to change besides the
TRANSPORT_OPT?=UART
please advise
Thanks
Show Less
Hi, over the past week I was trying to write the flash memory of my psoc 6 using System Calls, more specifically using the Write Row System Call.
Looking into the datasheet:
To write a row, the SRAM_SCATCH_ADDR should be written in the IPC_STRUCT and in that addres, there has to be essentially the OPCODE, followed by the integrity check, followed by the flash addr to write, followed by all the data to write in that row (SRAM_SCATCH_ADDR + 0x0C + n*0x04 = Data word n)
However, I think this is not correct, in the SRAM_SCATCH_ADDR + 0x0C, there should be the address of where the data to write is located, in the case of my psoc, it has to be a pointer to a 512 byte long array that contains the data to write in the row.
Hope this helps.
Link to datasheet: PSoC 6 MCU: CY8C61x4, CY8C62x4 Architecture Technical Reference Manual (TRM) PSoC 61, PSoC 62 MCU (infineon.com)
Link to example where I found the error: PSoC-6-MCU-Device-Related-Design/Memory/CE220120 - PSoC 6 MCU Blocking Mode Flash Write/CE220120_Blocking_Mode_Flash_Write.cydsn/main_cm4.c at master · Infineon/PSoC-6-MCU-Device-Related-Design · GitHub
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/USB-EZ-PD-Type-C/CYPD5235-96BZXI/td-p/739918
Show LessDoes modustoolbox support CMSIS-DAP for debugging TRAVEO II, and if so, how do I set it up?
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/TRAVEO-T2G/modustoolbox-%E6%98%AF%E5%90%A6%E6%94%AF%E6%8C%81DAP/td-p/741605
Show LessHi friends,
TLE5012B E5000 is showing "System error" in "Safety Word" after reading the angle value every time.
However, Status Register (that is at 00H) doesn't show any of the errors corresponding to "S_VR; S_DSPU; S_OV; S_XYOL; S_MAGOL; S_FUSE; S_ROM; S_ADCT"
Refer: Infineon-TLE5012B_Exxxx-DataSheet-v02_01-EN.pdf page 29
Thank you for providing insight on why this "System error" is observed in "Safety Word", how to overcome it.
-BJ_JW
Show LessHello Team,
I am using the CY8C5888AXQ-LP096 Micro controller. I have to detect the interrupt for both edges at GPIO pin P6[4] .
I have configure the GPIO pin as mention below and adding the screenshot of configuration also.
1. As shown in Image, MCU_L_BC_TX_RX i.e P6[4] MCU pin configure as Digital input , Enabled Hardware Connection, External terminal , Resistive Pull up , Default state is HIGH and In Input panel selected as interrupt as Both Edges.
2. And In ISR Interrupt type is selected as DERIVED.
3. After configuration clear the interrupt in CY_ISR() function using Pin_clearInterrupt() Function
4. Then gave pulse signal to P6[4] and we have observe that it is only generating the interrupt at Rising edge not detection the interrupt at falling edge.
Could please anyone can guide us How we can configure the detect the interrupt on both rising and falling edge?
And where we are going wrong?
Warm Regards,
Annu
Show Less