Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

zjw_
AURIX™
我现在有6路pwm波,A、B、E、F、G、H,这六路pwm需要同时调频移相,我的B、E需要基于A移向,F需要基于E移相,G和H需要基于E移相,但是GTM-TOM模块pwm同时输出并满足移相有两种情况,一种是都基于A去移相,一种是基于前一个通道去移相,一旦我使用第一种,我的F基于A移相就会超过50%,... Show More
Anand_501
AURIX™
I'm encountering a problem with CAN transmission in TC233, and I could really use some assistance in troubleshooting it. The scenario is as follows: I... Show More
yuhane
AURIX™
in TC38x,Can the local memory unit(LMU) and thre Distributed LMU (DLMU) as a whole LMU to be used in OVC function SAL-TC387QP-160F300S AD  Show More
che
AURIX™
你好 目前使用"UART_VCOM_1_KIT_TC397_TFT"範例在Triboard TC397上進行測試。 開啟兩組ASCLIN 模組0跟模組4並且在中斷設置中有更改相對應的向量表數值,進行以下交互測試: 1. CPU0_Main.c內執行兩組ASCLIN初始化、只有調整"中斷向量表數值(0... Show More
deniss
AURIX™
when  try to debug the example project through miniwiggler, it can not work  as below:   but memtool can connect the chip : MCD  basic  client can a... Show More
Mohamed_Hafez20
AURIX™
Hi All, I have a question related to SCR_XRam and SCR_IRam. The question: How to know whether the SCR_XRam and SCR_IRam are initialized or are not ini... Show More
Jacky_cjh
AURIX™
As metioned in "AURIX TC3xx Safety Manual v2.0.pdf  - 6.38 SM[HW]:CLOCK:CFG_AS_AP", Registers of Clock System is protected by Master Tag based safety ... Show More
Alex_07
AURIX™
I am trying to configure an Infineon Aurix TC334 Lite kit QSPI as master. So far, I managed to configure the necessary pins, change the polarity to wo... Show More
VishnuReddy
AURIX™
Hello Infineon Community,  We are unable to identify the MAC-ID of Infineon Aurix Tc397xx having transceiver ID as RTL8211F with connected RJ45 cable... Show More
ajmr
AURIX™

Hello, I would like to know what are TSN standards does the Aurix TC399 microcontroller supports? 

Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs