infineon4engi@twitter infineon@linkedin infineon4engineers infineon@youtube
twitter Facebook Linkedin Youtube

Banner_Aurix_Competition Banner_AURIX_Security-Solution Banner_AURIX_Safety_Products ShieldBuddy TC275 Banner_AURIX_OnzerOS Banner_AURIX_DevelopmentStudio


+ Post New Thread
Page 1 of 56 1 2 3 4 5 11 51 ... LastLast
Threads 1 to 20 of 1114

Forum: Aurix Forum

  1. Sticky Thread Sticky: AURIX™ Forum competition

    Looking for a way to help others and be rewarded for it? By simply sharing your knowledge at our AURIX™ Forum, you can win a special prize! ...

    Started by Huixian‎, Apr 6th, 2020 06:16 AM
    • Replies: 0
    • Views: 1,165
    Apr 6th, 2020, 06:16 AM Go to last post
  2. Sticky Thread Sticky: Quick Training for AURIX™

    Here you can find a Quick Training for AURIX™ (entry-level): ...

    Started by triki‎, Aug 6th, 2019 07:35 AM
    • Replies: 1
    • Views: 5,151
    Mar 19th, 2020, 05:25 PM Go to last post
  1. ADC interrupt example

    Hello All Can someone provide me a reference to an example in which ADC calculation complete triggers an interrupt? Also I was looking for an...

    Started by Shailendra‎, Yesterday 10:09 PM
    adc interrupt
    • Replies: 2
    • Views: 40
    Today, 11:10 PM Go to last post
  2. AURIX TC387 issues in Port and Mcu Modules in Tersos

    Attached images you can see error: (35016) is appearing consistently : Invalid XPath-expression for Attribute "MIN" of node "PortContainer":...

    Started by yehiahesham‎, May 19th, 2020 07:07 AM
    • Replies: 5
    • Views: 218
    Today, 12:23 PM Go to last post
  3. How to erase and write BMHDx in run time

    Hi, I am working on a boot updater software (for reprogramming bootloader). I am planning to use 2 BMHDs .BMHD0 for bootloader and BMHD1 for boot...

    Started by jithin.joy@veoneer.com‎, May 31st, 2020 11:57 AM
    • Replies: 6
    • Views: 129
    Today, 09:11 AM Go to last post
  4. What is fail action for Core CPU WDT Write from alternate CPU?

    Hello Support, There are 3 Core CPU WDT within Aurix2G. So, Core 0 can write to Core CPU WDT0. Core 1 can write to Core CPU WDT1. ...

    Started by baexps_pr1‎, May 21st, 2020 06:04 PM
    • Replies: 4
    • Views: 133
    Today, 06:41 AM Go to last post
  5. TFT Kit LCD Driver Issue

    Hi all! Recently I posted here ...

    Started by engineerhan‎, Today 12:59 AM
    • Replies: 0
    • Views: 41
    Today, 12:59 AM Go to last post
  6. How to check pending SMU NMI Trap for Core 1 before enabling TRAPDIS0

    Hello Support, In Aurix 2G, SMU NMI Trap for each core is disabled by default using SCU TRAPDIS0/1 Registers. How to check if there is a pending...

    Started by baexps_pr1‎, May 29th, 2020 02:41 PM
    • Replies: 1
    • Views: 109
    Yesterday, 11:51 PM Go to last post
  7. Memtool COM/DLLs

    Hi all We have a product with an Aurix 2G processor. Our customers need to be able to program the unit with Memtool, but I'd like to integrate...

    Started by sparrow‎, Yesterday 03:32 AM
    • Replies: 2
    • Views: 78
    Yesterday, 05:34 AM Go to last post
  8. Aurix 2G SMU ALM8[10] configured as RESET will reset which cores?

    Hello Support, In Aurix 2G, SMU ALM8 is for Core 0 WDT Timeout Alarm. When this ALM8 is configured as RESET within the SMU using SMU_RESET ...

    Started by baexps_pr1‎, May 28th, 2020 10:12 AM
    • Replies: 3
    • Views: 134
    May 29th, 2020, 04:38 AM Go to last post
  9. issue SPI iLLD _interrupt trap

    Hello forum, we experience a strange issue with TC222 evalboard, while working with the iLLD. As base project template we are using the official...

    Started by pkqd‎, May 29th, 2020 12:34 AM
    illd, spi, tc222
    • Replies: 4
    • Views: 90
    May 29th, 2020, 04:23 AM Go to last post
  10. MTU module sample code get stuck at ( *mtuMemtest |= mask;)

    Hi everyone, I have the sample code MTU_MBIST for MTU module testing, which I download from github/aurix_code_example. However, everytime I run...

    Started by valerie‎, May 28th, 2020 03:58 AM
    aurix tc277, mtu
    • Replies: 2
    • Views: 108
    May 28th, 2020, 05:58 AM Go to last post
  11. can't download aurix-studio

    ive tried to download AURIX™ Development Studio software via the link given from aurix official website. but it kept to stop downloading from...

    Started by lsh9640‎, Mar 9th, 2020 05:27 PM
    • Replies: 5
    • Views: 742
    May 28th, 2020, 05:54 AM Go to last post
  12. AURIX™ Development Studio installation error

    I downloaded the program through the site below. Integrated Development Environment ( IDE ) : AURIX™ Development Studio installation site :...

    Started by swyoon‎, Dec 25th, 2019 06:50 PM
    • Replies: 4
    • Views: 1,168
    May 27th, 2020, 04:06 PM Go to last post
  13. SENT sensor simulation

    Hi, I am working on a project, where a SENT sensor should be simulated. For that, the TC277 should behave as the Sensor and send a SENT signal to...

    Started by chrisB‎, May 26th, 2020 05:26 AM
    • Replies: 3
    • Views: 128
    May 27th, 2020, 01:45 PM Go to last post
  14. Nested Interrupts and Priorities

    Hi all! I have TFT kit TC297.For the touch controller there is periodic routine and I wanted to call it every 10ms. Thats why I copied simple...

    Started by engineerhan‎, May 27th, 2020 12:37 AM
    • Replies: 4
    • Views: 117
    May 27th, 2020, 07:39 AM Go to last post
  15. Erased Flash ECC ( When read by HSM Core), TC399

    I have query regarding 'Reading Erased PFlash by HSM Core' in Aurix TC399 Microcontroller. One of the use case in our product requires that HSM Core...

    Started by umair‎, May 23rd, 2020 02:26 AM
    ecc, exception, hsm, tc399
    • Replies: 1
    • Views: 167
    May 23rd, 2020, 08:22 AM Go to last post
  16. What is the source of SMU ALM8[16] in Aurix 2G?

    Hello Support, What is the source of SMU ALM8 in Aurix 2G? Is it only WDTSSR.TO bit or ALM8 can be due to any other event also? If not, then do we...

    Started by baexps_pr1‎, May 23rd, 2020 02:01 AM
    • Replies: 0
    • Views: 110
    May 23rd, 2020, 02:01 AM Go to last post
  17. TSIM Multiple ELF support / Peripheral simulation

    Hello, I have two questions regarding TSIM : 1. Does TSIM support loading of multiple ELF files ? 2. Where can we find the documentation for...

    Started by Oren‎, May 23rd, 2020 01:08 AM
    • Replies: 0
    • Views: 106
    May 23rd, 2020, 01:08 AM Go to last post
  18. Contentions between CPU vs SRI accesses to PSPR / DSPR

    Hi, After skimming carefully through the datasheet, application notes, and, more generally, the Web... I haven't been able to find any information...

    Started by eric_jenn‎, May 20th, 2020 12:54 AM
    • Replies: 4
    • Views: 198
    May 22nd, 2020, 10:31 AM Go to last post
  19. Is there any other way to execute cyclic interrupts in all three cores? GPT12

    Hi friends, My project need a function like this: an interrupt would be triggered every T seconds. And I need to apply it in all of three...

    Started by valerie‎, May 20th, 2020 05:16 AM
    gpt12, tc277
    • Replies: 2
    • Views: 126
    May 22nd, 2020, 09:17 AM Go to last post
  20. Debug and CPU registers error using DAP IF

    Dear All, I try to FLASHing TC397XE chip using the DAP IF. With DAP telegrams , I can halt main CPU (using the HARR issue). I saw, that corresponds...

    Started by alexeyPhyton‎, May 21st, 2020 08:50 AM
    • Replies: 6
    • Views: 141
    May 22nd, 2020, 07:40 AM Go to last post

+ Post New Thread

Forum Information and Options

Moderators of this Forum

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Tag Cloud

Disclaimer

All content and materials on this site are provided “as is“. Infineon makes no warranties or representations with regard to this content and these materials of any kind, whether express or implied, including without limitation, warranties or representations of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, whether express or implied, is granted by Infineon. Use of the information on this site may require a license from a third party, or a license from Infineon.


Infineon accepts no liability for the content and materials on this site being accurate, complete or up- to-date or for the contents of external links. Infineon distances itself expressly from the contents of the linked pages, over the structure of which Infineon has no control.


Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Usage Terms of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Usage Terms of this site. Infineon reserves the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.